I. INTRODUCTION
I N the context of the High Luminosity LHC (HL-LHC) the A TLAS Liquid Argon (LAr) electronics architecture will be redesigned. These modifications will touch the front end electronics (plugged directly on the detector) in addition to the backend electronics which is installed in the counting room.
A. Current architecture of the LAr readout
In the current architecture in Fig. 1 , one front end board (FEB) collects signals from 128 calorimeter cells. The detector is equipped with 1524 FEB to read out � 180000 channels. Each FEB amplifies the incoming signal using three gains at 11101100, filters and then samples it at 40MHz. Sampled data are stored in an analog pipeline waiting for the Level 1 (L 1) trigger decision during at least 21ls. The selected data are digitized with a 12-bits ADC keeping the gain information on 2 extra bits, serialized and sent through one optical link running at 1.6Gbps to the backend electronics.
At this level, the Read Out Driver (ROD) performs E (energy), Er (peak timing) and t (factor form) processing. Each ROD is able to read eight FEB and 192 
B. Future architecture of the LAr readout
The current foreseen design in Fig.2 is to treat data in the FEB at 40MHz. All the data will be digitized with 18 bits ADC (real 16 bits ADC with auto calibration) and sent to the ROD.
The output data rate will increase to reach 100Gbps per FEB.
This output bandwidth requires the implementation of 12 parallel optical links running at lOGbps.
At the backend electronics side, E, Er and t will always be processed but the ROD could also be part of the LO or L1 trigger decision. This additional feature will imply that the ROD module should be able to accept data from 14 FEB in order to build a complete trigger partition.
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1) Synoptic
This board is mainly designed around one microcontroller and one FPGA. The power supply is the IPMI 3.3V given by the A TCA DCIDC converter on the mother board.
The FPGA is a Spartan6 Xilinx FPGA with highly configurable 10. All the FMC inputs/outputs are driven by the FPGA in order to be configured by the users. The FPGA boots from a SPI Flash and exchanges data with the microcontroller trough a parallel bus called External Peripheral Interface (EPI bus : 16 bits data associated with 12 bits address). 
2) Boot
The FPGA boots from the SPI Flash which can be uploaded directly by the microcontroller. US8/JT AG and Ethernet have been validated: the microcontroller code and the FPGA firmware can be uploaded through the external network with the RJ45 connector but not through the base interface for the moment.
3) EPl interface
The read/write accesses to/from the FPGA register/memories works well with the EPI communication. The parallel bus cycles are cadenced by a 25MHz clock.
4) 12C interface
In addition an 12C VHDL master reads the temperature sensor each second and stores its value in a register in order to be monitored by the IPMC module. The EEPROM I2C interface is still to be developed.
5) LVDS interface
The 
2) IPMC
The IPMC fulfills the following specifications: PICMG 
3) FRU generator
Field Replaceable Unit (FRU) data collect information related to the identity of the board like the 10 description on the J2
connector: for example number and location of these channels with their protocol are detailed. The Sensor Data Record (SDR) describes the sensor of the board like the insertion switch, the temperature sensor .... This information is stored in the mother board EEPROM in order to be read by the IPMC and sent to the shelf manager at power up.
An FRU generator Fig. 6 has been developed in order to build the entire C structure of the board. This generator processes the definition area which is kind of dictionary of the main definition and the user definition with a M4 pre-processor.
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Then it builds the whole C structure of the board. This tool is a generic tool and can be used for all A TCA board users. 
